"Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling ..."

Xiang Gao et al. (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2053094

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/GaoKSBN10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GaoKSBN10
Xiang Gao, Eric A. M. Klumperink, Gerard Socci, Mounir Bohsali, Bram Nauta:
Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector. IEEE J. Solid State Circuits 45(9): 1809-1821 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.