"A 45-ns 16-Mbit DRAM with triple-well structure."

Syuso Fujii et al. (1989)

> Home

Details and statistics

DOI: 10.1109/JSSC.1989.572574

access: closed

type: Journal Article

metadata version: 2024-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/FujiiOSYNHWSMKYKSAHT89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/FujiiOSYNHWSMKYKSAHT89
Syuso Fujii, Masaki Ogihara, Mitsuru Shimizu, Munehiro Yoshida, Kenji Numata, Takahiko Hara, Shigeyoshi Watanabe, Shizuo Sawada, Tomohisa Mizuno, Junpei Kumagai, Susumu Yoshikawa, Sejii Kaki, Yoshikazu Saito, Hideaki Aochi, Takeshi Hamamoto, Koichi Toita:
A 45-ns 16-Mbit DRAM with triple-well structure. IEEE J. Solid State Circuits 24(5): 1170-1175 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.