"High-speed on-chip ECC for synergistic fault-tolerance memory chips."

John A. Fifield, Charles H. Stapper (1991)

> Home

Details and statistics

DOI: 10.1109/4.90100

access: closed

type: Journal Article

metadata version: 2025-02-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/FifieldS91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/FifieldS91
John A. Fifield, Charles H. Stapper:
High-speed on-chip ECC for synergistic fault-tolerance memory chips. IEEE J. Solid State Circuits 26(10): 1449-1452 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.