"A low-power multiplying DLL for low-jitter multigigahertz clock generation ..."

Ramin Farjad-Rad et al. (2002)

> Home

Details and statistics

DOI: 10.1109/JSSC.2002.804340

access: closed

type: Journal Article

metadata version: 2022-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/Farjad-RadDNSLR02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/Farjad-RadDNSLR02
Ramin Farjad-Rad, William J. Dally, Hiok-Tiaq Ng, Ramesh Senthinathan, Ming-Ju Edward Lee, Rohit Rathi, John Poulton:
A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips. IEEE J. Solid State Circuits 37(12): 1804-1812 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.