"A 10-Gb/s 180-GHz Phase-Locked-Loop Minimum Shift Keying Receiver."

Shenggang Dong et al. (2021)

> Home

Details and statistics

DOI: 10.1109/JSSC.2020.3032972

access: closed

type: Journal Article

metadata version: 2021-03-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/DongMKYCO21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DongMKYCO21
Shenggang Dong, Ibukunoluwa Momson, Sandeep Kshattry, Pavan Yelleswarapu, Wooyeol Choi, Kenneth K. O:
A 10-Gb/s 180-GHz Phase-Locked-Loop Minimum Shift Keying Receiver. IEEE J. Solid State Circuits 56(3): 681-693 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.