"A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology."

Siddharth Devarajan et al. (2017)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2747758

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/DevarajanSKPSBR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DevarajanSKPSBR17
Siddharth Devarajan, Larry Singer, Dan Kelly, Tao Pan, José B. Silva, Janet Brunsilius, Daniel Rey-Losada, Frank Murden, Carroll Speir, Jeff Bray, Eric Otte, Nevena Rakuljic, Phil Brown, Todd Weigandt, Qicheng Yu, Donald Paterson, Corey Petersen, Jeffrey C. Gealow, Gabriele Manganaro:
A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology. IEEE J. Solid State Circuits 52(12): 3204-3218 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.