"A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With ..."

Simone Mattia Dartizio et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3116860

access: closed

type: Journal Article

metadata version: 2022-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/DartizioTMSSKBB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DartizioTMSSKBB22
Simone Mattia Dartizio, Francesco Tesolin, Mario Mercandelli, Alessio Santiccioli, Abanob Shehata, Saleh Karman, Luca Bertulessi, Francesco Buccoleri, Luca Avallone, Angelo Parisi, Andrea L. Lacaita, Michael Peter Kennedy, Carlo Samori, Salvatore Levantino:
A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping. IEEE J. Solid State Circuits 57(6): 1723-1735 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.