"A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an ..."

Simone Mattia Dartizio et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3311681

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/DartizioTCBRCSLL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DartizioTCBRCSLL23
Simone Mattia Dartizio, Francesco Tesolin, Giacomo Castoro, Francesco Buccoleri, Michele Rossoni, Dmytro Cherniak, Carlo Samori, Andrea L. Lacaita, Salvatore Levantino:
A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering. IEEE J. Solid State Circuits 58(12): 3320-3337 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.