"A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC."

Yung-Hui Chung, Jieh-Tsorng Wu (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2063590

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChungW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChungW10
Yung-Hui Chung, Jieh-Tsorng Wu:
A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC. IEEE J. Solid State Circuits 45(11): 2217-2226 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.