"16-Mb synchronous DRAM with 125-Mbyte/s data rate."

Yunho Choi et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.280704

access: closed

type: Journal Article

metadata version: 2023-05-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChoiKJKLLPLKCHKC94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChoiKJKLLPLKCHKC94
Yunho Choi, Myungho Kim, Hyunsoon Jang, Taejin Kim, Seung-hoon Lee, Ho-cheol Lee, Churoo Park, Siyeol Lee, Cheol-soo Kim, Soo-In Cho, Ejaz Haq, J. Karp, Daeje Chin:
16-Mb synchronous DRAM with 125-Mbyte/s data rate. IEEE J. Solid State Circuits 29(4): 529-533 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.