"A 12.24-GHz MDLL With a 102-Multiplication Factor Using a ..."

Yoonseo Cho et al. (2025)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3432096

access: closed

type: Journal Article

metadata version: 2025-02-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChoLPYC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChoLPYC25
Yoonseo Cho, Jeonghyun Lee, Suneui Park, Seyeon Yoo, Jaehyouk Choi:
A 12.24-GHz MDLL With a 102-Multiplication Factor Using a Power-Gating-Based Ring Oscillator. IEEE J. Solid State Circuits 60(2): 497-508 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.