"A 31-µW, 148-fs Step, 9-bit Capacitor-DAC-Based Constant-Slope ..."

Peng Chen et al. (2019)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2939663

access: open

type: Journal Article

metadata version: 2023-07-27

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jssc/ChenZZHSS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChenZZHSS19
Peng Chen, Feifei Zhang, Zhirui Zong, Suoping Hu, Teerachot Siriburanon, Robert Bogdan Staszewski:
A 31-µW, 148-fs Step, 9-bit Capacitor-DAC-Based Constant-Slope Digital-to-Time Converter in 28-nm CMOS. IEEE J. Solid State Circuits 54(11): 3075-3085 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.