"A Programmable Calibration/BIST Engine for RF and Analog Blocks in SoCs ..."

Jorge Carballido et al. (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2253401

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/CarballidoHVARSGLV13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/CarballidoHVARSGLV13
Jorge Carballido, Jorge Hermosillo, Arturo Veloz-Guerrero, David Arditti, Alberto Del Rio, Edgar Borrayo Sandoval, Manuel E. Guzman-Renteria, Hasnain Lakdawala, Marian Verhelst:
A Programmable Calibration/BIST Engine for RF and Analog Blocks in SoCs Integrated in a 32 nm CMOS WiFi Transceiver. IEEE J. Solid State Circuits 48(7): 1669-1679 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.