"Ultra-Low Power 18-Transistor Fully Static Contention-Free Single-Phase ..."

Yunpeng Cai et al. (2019)

> Home

Details and statistics

DOI: 10.1109/JSSC.2018.2875089

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/CaiSPMWK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/CaiSPMWK19
Yunpeng Cai, Anand Savanth, Pranay Prabhat, James Myers, Alex S. Weddell, Tom J. Kazmierski:
Ultra-Low Power 18-Transistor Fully Static Contention-Free Single-Phase Clocked Flip-Flop in 65-nm CMOS. IEEE J. Solid State Circuits 54(2): 550-559 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.