"A 75-MHz Continuous-Time Sigma-Delta Modulator Employing a Broadband ..."

Carlos Briseno-Vidrios et al. (2017)

> Home

Details and statistics

DOI: 10.1109/JSSC.2016.2634700

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/Briseno-Vidrios17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/Briseno-Vidrios17
Carlos Briseno-Vidrios, Alexander Edward, Ayman Shafik, Samuel Palermo, José Silva-Martínez:
A 75-MHz Continuous-Time Sigma-Delta Modulator Employing a Broadband Low-Power Highly Efficient Common-Gate Summing Stage. IEEE J. Solid State Circuits 52(3): 657-668 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.