"A 1.3 GHz SOI CMOS test chip for low-power high-speed pulse processing."

Robert Berger, W. Gregory Lyons, Antonio M. Soares (1998)

> Home

Details and statistics

DOI: 10.1109/4.705366

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/BergerLS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BergerLS98
Robert Berger, W. Gregory Lyons, Antonio M. Soares:
A 1.3 GHz SOI CMOS test chip for low-power high-speed pulse processing. IEEE J. Solid State Circuits 33(8): 1259-1261 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.