"A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte ..."

John Barth et al. (2011)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2084470

access: closed

type: Journal Article

metadata version: 2023-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/BarthPNHFSMKRNC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BarthPNHFSMKRNC11
John Barth, Don Plass, Erik Nelson, Charlie Hwang, Gregory Fredeman, Michael A. Sperling, Abraham Mathews, Toshiaki Kirihata, William R. Reohr, Kavita Nair, Nianzheng Cao:
A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache. IEEE J. Solid State Circuits 46(1): 64-75 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.