"Via-Switch FPGA: 65-nm CMOS Implementation and Evaluation."

Xu Bai et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3117260

access: closed

type: Journal Article

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/BaiBMNONIHSST22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BaiBMNONIHSST22
Xu Bai, Naoki Banno, Makoto Miyamura, Ryusuke Nebashi, Koichiro Okamoto, Hideaki Numata, Noriyuki Iguchi, Masanori Hashimoto, Tadahiko Sugibayashi, Toshitsugu Sakamoto, Munehiro Tada:
Via-Switch FPGA: 65-nm CMOS Implementation and Evaluation. IEEE J. Solid State Circuits 57(7): 2250-2262 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.