"Performances of the Delay-Line Multiplier Circuit for Clock and Carrier ..."

Jean C. Imbeaux (1983)

> Home

Details and statistics

DOI: 10.1109/JSAC.1983.1145909

access: closed

type: Journal Article

metadata version: 2020-04-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsac/Imbeaux83
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsac/Imbeaux83
Jean C. Imbeaux:
Performances of the Delay-Line Multiplier Circuit for Clock and Carrier Synchronization in Digital Satellite Communications. IEEE J. Sel. Areas Commun. 1(1): 82-95 (1983)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.