"A robust and real-time DNN-based multi-baseline stereo accelerator in FPGAs."

Yu Zhang et al. (2023)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2023.102966

access: closed

type: Journal Article

metadata version: 2023-10-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/ZhangZLMC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/ZhangZLMC23
Yu Zhang, Yi Zheng, Yehua Ling, Haitao Meng, Gang Chen:
A robust and real-time DNN-based multi-baseline stereo accelerator in FPGAs. J. Syst. Archit. 143: 102966 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.