"Verifying parallel dataflow transformations with model checking and its ..."

Robert J. Stewart et al. (2019)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2019.101657

access: open

type: Journal Article

metadata version: 2022-12-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jsa/StewartBGIMW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/StewartBGIMW19
Robert J. Stewart, Bernard Berthomieu, Paulo Garcia, Idris Ibrahim, Greg Michaelson, Andrew M. Wallace:
Verifying parallel dataflow transformations with model checking and its application to FPGAs. J. Syst. Archit. 101 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.