"The logic design language and verification environment for the VLSI-/370."

Wolfgang Roesner (1988)

> Home

Details and statistics

DOI: 10.1016/0165-6074(88)90025-7

access: closed

type: Journal Article

metadata version: 2022-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/Roesner88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/Roesner88
Wolfgang Roesner:
The logic design language and verification environment for the VLSI-/370. Microprocess. Microprogramming 24(1-5): 35-42 (1988)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.