"Random logic circuit implementation of extended Timed Petri Nets."

Mikael R. K. Patel (1990)

> Home

Details and statistics

DOI: 10.1016/0165-6074(90)90260-G

access: closed

type: Journal Article

metadata version: 2022-08-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/Patel90a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/Patel90a
Mikael R. K. Patel:
Random logic circuit implementation of extended Timed Petri Nets. Microprocessing and Microprogramming 30(1-5): 313-319 (1990)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.