"Reusability-aware cache memory sharing for chip multiprocessors with ..."

Hyunhee Kim, Sungjune Youn, Jihong Kim (2009)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2009.09.003

access: closed

type: Journal Article

metadata version: 2020-08-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/KimYK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/KimYK09
Hyunhee Kim, Sungjune Youn, Jihong Kim:
Reusability-aware cache memory sharing for chip multiprocessors with private L2 caches. J. Syst. Archit. 55(10-12): 446-456 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.