"FPGA emulation methodology for fast and accurate power estimation of ..."

Sebastian Hesselbarth, Gregor Schewior, Holger Blume (2017)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2016.12.008

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/HesselbarthSB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/HesselbarthSB17
Sebastian Hesselbarth, Gregor Schewior, Holger Blume:
FPGA emulation methodology for fast and accurate power estimation of embedded processors. J. Syst. Archit. 77: 14-25 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.