default search action
"Architecture design of a RISC-processor for prolog."
Peter Deussen et al. (1989)
- Peter Deussen, Wolfgang Rosenstiel, Klaus Erik Schaufer, Jörg Wedeck:
Architecture design of a RISC-processor for prolog. Microprocessing and Microprogramming 27(1-5): 101-108 (1989)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.