"Architecture-aware optimization of an HEVC decoder on asymmetric multicore ..."

Rafael Rodríguez-Sánchez, Enrique S. Quintana-Ortí (2017)

> Home

Details and statistics

DOI: 10.1007/S11554-016-0606-Y

access: closed

type: Journal Article

metadata version: 2023-06-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/Rodriguez-Sanchez17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/Rodriguez-Sanchez17
Rafael Rodríguez-Sánchez, Enrique S. Quintana-Ortí:
Architecture-aware optimization of an HEVC decoder on asymmetric multicore processors. J. Real Time Image Process. 13(1): 25-38 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.