"Data-path unrolling with logic folding for area-time-efficient FPGA-based ..."

Siew-Kei Lam et al. (2019)

> Home

Details and statistics

DOI: 10.1007/S11554-017-0725-0

access: closed

type: Journal Article

metadata version: 2020-06-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/LamLWCJ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/LamLWCJ19
Siew-Kei Lam, Teck Chuan Lim, Meiqing Wu, Bin Cao, Bhavan A. Jasani:
Data-path unrolling with logic folding for area-time-efficient FPGA-based FAST corner detector. J. Real Time Image Process. 16(6): 2147-2158 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.