"A fast VLSI architecture of a hierarchical block matching algorithm for ..."

Kausik Ghosh, Anindya Sundar Dhar (2016)

> Home

Details and statistics

DOI: 10.1007/S11554-012-0300-7

access: closed

type: Journal Article

metadata version: 2020-06-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/GhoshD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/GhoshD16
Kausik Ghosh, Anindya Sundar Dhar:
A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation. J. Real Time Image Process. 11(1): 37-46 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.