"A memory and area-efficient distributed arithmetic based modular VLSI ..."

Anirban Chakraborty, Ayan Banerjee (2020)

> Home

Details and statistics

DOI: 10.1007/S11554-019-00901-X

access: closed

type: Journal Article

metadata version: 2023-08-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/ChakrabortyB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/ChakrabortyB20
Anirban Chakraborty, Ayan Banerjee:
A memory and area-efficient distributed arithmetic based modular VLSI architecture of 1D/2D reconfigurable 9/7 and 5/3 DWT filters for real-time image decomposition. J. Real Time Image Process. 17(5): 1421-1446 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.