"In-depth FPGA accelerator performance evaluation with single node ..."

Marius Meyer, Tobias Kenter, Christian Plessl (2022)

> Home

Details and statistics

DOI: 10.1016/J.JPDC.2021.10.007

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jpdc/MeyerKP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jpdc/MeyerKP22
Marius Meyer, Tobias Kenter, Christian Plessl:
In-depth FPGA accelerator performance evaluation with single node benchmarks from the HPC challenge benchmark suite for Intel and Xilinx FPGAs using OpenCL. J. Parallel Distributed Comput. 160: 79-89 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.