"A Parallel Circuit-Partitioned Algorithm for Timing-Driven Standard Cell ..."

John A. Chandy, Prithviraj Banerjee (1999)

> Home

Details and statistics

DOI: 10.1006/JPDC.1998.1523

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jpdc/ChandyB99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jpdc/ChandyB99
John A. Chandy, Prithviraj Banerjee:
A Parallel Circuit-Partitioned Algorithm for Timing-Driven Standard Cell Placement. J. Parallel Distributed Comput. 57(1): 64-90 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.