"Minimum Operating Voltage Due to Intrinsic Noise in Subthreshold Digital ..."

Francisco Veirano, Fernando Silveira, Lirida A. B. Naviner (2016)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2016.1422

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/VeiranoSN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/VeiranoSN16
Francisco Veirano, Fernando Silveira, Lirida A. B. Naviner:
Minimum Operating Voltage Due to Intrinsic Noise in Subthreshold Digital Logic in Nanoscale CMOS. J. Low Power Electron. 12(1): 74-81 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.