"An Alternate Approach to Buffer Insertion for Delay and Power Reduction in ..."

Sandeep Saini et al. (2010)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2010.1090

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/SainiKVS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/SainiKVS10
Sandeep Saini, A. Mahesh Kumar, Sreehari Veeramachaneni, M. B. Srinivas:
An Alternate Approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects. J. Low Power Electron. 6(3): 429-435 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.