"Low Power Test for Nanometer System-on-Chips (SoCs)."

Srivaths Ravi, Rubin A. Parekhji, Jayashree Saxena (2008)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2008.155

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/RaviPS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/RaviPS08
Srivaths Ravi, Rubin A. Parekhji, Jayashree Saxena:
Low Power Test for Nanometer System-on-Chips (SoCs). J. Low Power Electron. 4(1): 81-100 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.