"Probability-Based Optimal Sizing of Power-Gating Transistors in Full ..."

Pradeep S. Nair, Savithra Eratne, Eugene B. John (2012)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2012.1207

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/NairEJ12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/NairEJ12
Pradeep S. Nair, Savithra Eratne, Eugene B. John:
Probability-Based Optimal Sizing of Power-Gating Transistors in Full Adders for Reduced Leakage and High Performance. J. Low Power Electron. 8(4): 464-471 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.