"Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF ..."

Atanu Kundu, Arka Dutta, Chandan Kumar Sarkar (2015)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2015.1415

access: closed

type: Journal Article

metadata version: 2023-03-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/KunduDS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/KunduDS15
Atanu Kundu, Arka Dutta, Chandan Kumar Sarkar:
Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications. J. Low Power Electron. 11(4): 509-516 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.