"Low Power Flip-Flop Design Using Tri-State Inverter Logic."

P. Indira, M. Kamaraju (2019)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2019.1586

access: open

type: Journal Article

metadata version: 2021-02-17

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jolpe/IndiraK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/IndiraK19
P. Indira, M. Kamaraju:
Low Power Flip-Flop Design Using Tri-State Inverter Logic. J. Low Power Electron. 15(1): 19-26 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.