"A 0.5 V Low-Power All-Digital Phase-Locked Loop in 65 nm Complementary ..."

Fredrick Angelo R. Galapon et al. (2019)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2019.1596

access: open

type: Journal Article

metadata version: 2021-02-17

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jolpe/GalaponALNADHRL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/GalaponALNADHRL19
Fredrick Angelo R. Galapon, Mark Allen D. C. Agaton, Arcel G. Leynes, Lemuel Neil M. Noveno, Anastacia B. Alvarez, Chris Vincent J. Densing, John Richard E. Hizon, Marc D. Rosales, Maria Theresa G. de Leon, Rico Jossel M. Maestro:
A 0.5 V Low-Power All-Digital Phase-Locked Loop in 65 nm Complementary Metal-Oxide-Semiconductor Process. J. Low Power Electron. 15(1): 64-75 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.