"Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process."

Joachim Fenkes, Tobias Gemmeke, Jens Leenstra (2007)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2007.113

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/FenkesGL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/FenkesGL07
Joachim Fenkes, Tobias Gemmeke, Jens Leenstra:
Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process. J. Low Power Electron. 3(1): 54-59 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.