"Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, ..."

Sarvesh Bhardwaj, Yu Cao, Sarma B. K. Vrudhula (2006)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2006.065

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/BhardwajCV06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/BhardwajCV06
Sarvesh Bhardwaj, Yu Cao, Sarma B. K. Vrudhula:
Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, Gate Length Biasing, Threshold Voltage Selection. J. Low Power Electron. 2(2): 240-250 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.