"Algorithm-Hardware Codesign of a Fast Parallel Routing Architecture for ..."

Si-Qing Zheng, Ashwin Gumaste, Enyue Lu (2010)

> Home

Details and statistics

DOI: 10.1142/S0219265910002805

access: closed

type: Journal Article

metadata version: 2020-06-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/join/ZhengGL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/join/ZhengGL10
Si-Qing Zheng, Ashwin Gumaste, Enyue Lu:
Algorithm-Hardware Codesign of a Fast Parallel Routing Architecture for Clos Networks. J. Interconnect. Networks 11(3-4): 189-210 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.