"A high-performance framework for a network programmable packet processor ..."

Abbas Yazdinejad et al. (2020)

> Home

Details and statistics

DOI: 10.1016/J.JNCA.2020.102564

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jnca/YazdinejadPBDC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jnca/YazdinejadPBDC20
Abbas Yazdinejad, Reza M. Parizi, Ali Bohlooli, Ali Dehghantanha, Kim-Kwang Raymond Choo:
A high-performance framework for a network programmable packet processor using P4 and FPGA. J. Netw. Comput. Appl. 156: 102564 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.