"FPGA Implementation of SC-FDE Timing Synchronization Algorithm."

Suyuan Ji, Chao Chen, Yu Zhang (2019)

> Home

Details and statistics

DOI: —

access: open

type: Journal Article

metadata version: 2022-06-17

- view
  - electronic edition @ jips-k.org (open access)
- export record
  dblp key:
  - journals/jips/JiCZ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jips/JiCZ19
Suyuan Ji, Chao Chen, Yu Zhang:
FPGA Implementation of SC-FDE Timing Synchronization Algorithm. J. Inf. Process. Syst. 15(4): 890-903 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.