"A low-latency, high-throughput on-chip optical router architecture for ..."

Mark J. Cianchetti, David H. Albonesi (2011)

> Home

Details and statistics

DOI: 10.1145/1970406.1970411

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jetc/CianchettiA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/CianchettiA11
Mark J. Cianchetti, David H. Albonesi:
A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors. ACM J. Emerg. Technol. Comput. Syst. 7(2): 9:1-9:20 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.