"A Resource-Efficient Communication Architecture for Chip Multiprocessors ..."

Xiaofang Wang, Swetha Thota (2011)

> Home

Details and statistics

DOI: 10.1007/S11390-011-1145-4

access: closed

type: Journal Article

metadata version: 2017-05-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcst/WangT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/WangT11
Xiaofang Wang, Swetha Thota:
A Resource-Efficient Communication Architecture for Chip Multiprocessors on FPGAs. J. Comput. Sci. Technol. 26(3): 434-447 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.