"Low Power 16 x 16 Bit Multiplier Design Using PAL-2N Logic Family."

H. H. Wong, K. T. Lau (2002)

> Home

Details and statistics

DOI: 10.1142/S021812660200032X

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/WongL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/WongL02
H. H. Wong, K. T. Lau:
Low Power 16 x 16 Bit Multiplier Design Using PAL-2N Logic Family. J. Circuits Syst. Comput. 11(2): 155-164 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.