"Designing of Low-Power High-Speed Noise Immune CNTFET 1-Trit Unbalanced ..."

Yogesh Shrivastava, Tarun Kumar Gupta (2022)

> Home

Details and statistics

DOI: 10.1142/S0218126622500827

access: closed

type: Journal Article

metadata version: 2022-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/ShrivastavaG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/ShrivastavaG22
Yogesh Shrivastava, Tarun Kumar Gupta:
Designing of Low-Power High-Speed Noise Immune CNTFET 1-Trit Unbalanced Ternary Subtractor. J. Circuits Syst. Comput. 31(5): 2250082:1-2250082:16 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.