"A Seamless-Controlled Digital PLL Using Dual Loops for High Speed SoCs."

Young San Shin et al. (2011)

Details and statistics

DOI: 10.1142/S021812661100758X

access: closed

type: Journal Article

metadata version: 2020-08-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics