"Low Power, Low Latency, High Throughput 16-Bit CSA Adder Using Nonclocked ..."

Chinnaiyan Senthilpari, Krishna M. Diwakar, Ajay Kumar Singh (2009)

> Home

Details and statistics

DOI: 10.1142/S0218126609005277

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/SenthilpariDS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/SenthilpariDS09
Chinnaiyan Senthilpari, Krishna M. Diwakar, Ajay Kumar Singh:
Low Power, Low Latency, High Throughput 16-Bit CSA Adder Using Nonclocked Pass-Transistor Logic. J. Circuits Syst. Comput. 18(3): 581-596 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.